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Abstract 
Hydrogenated amorphous silicon thin-film transistor 
(a-Si:H TFT) pixel electrode circuit with a function of current 
scaling is proposed for active-matrix organic light-emitting 
displays (AM-OLEDs). In contrast to the conventional current 
mirror pixel electrode circuit, in this circuit a high data-to-organic 
light-emitting device (OLED) current ratio can be achieved, 
without increasing the a-Si:H TFT size, by using a cascade 
structure of storage capacitors. Moreover, the proposed circuit can 
compensate for the variations of TFT threshold voltage. 
Simulation results, based on a-Si:H TFT and OLED experimental 
data, showed that a data-to-OLED current ratio larger than 10 and 
a fast pixel programming time can be accomplished with the 
proposed circuit. 
I. Introduction 
Since the first observations of the light emission in small 
molecules based organic light-emitting diodes (OLEDs) [1], there 
is increasing interest in their applications to the large area flat 
panel displays due to their adequate opto-electric properties, 
versatility of colors, large viewing angle and potential low 
fabrication cost [2]-[4]. Recently it was also demonstrated that a 
combination of the OLEDs with the amorphous silicon thin-film 
transistor (a-Si:H TFT) active-matrix (AM) arrays can be used for 
high-resolution active-matrix OLEDs [5]-[10]. Due to 
non-negligible TFT characteristic variations (threshold voltage and 
field-effect mobility shifts), current driving schemes with 
four-TFT pixel electrode circuits have been proposed as a useful 
approach to drive AM-OLED, whereby the current signal provided 
by external driver modulates directly the pixel electrode circuits 
[9][10]. The four-TFT circuits can not only provide a continuous 
excitation to OLED, but at the same time it can also compensate 
for the TFT threshold voltage variation. 
 Although the current driving scheme improves the display 
luminance uniformity, a large timing delay observed at a low data 
current is due to combination of a high OLED efficiency and a 
large interconnect parasitic capacitances that must be charged. To 
reduce the programming time delay, the pixel electrode circuits 
based on an adjustable TFTs geometric ratio with the current 
scaling function have been proposed [11][12]. In these circuits a 
high data-to-OLED-current ratio can only be achieved for a large 
geometric ratio of T4 to T3. This can limit the pixel electrode 
aperture ratio.  
 In this paper we present an improved current driven pixel 
circuit based on a-Si:H TFT technology with the current scaling 
function. A cascade structure of storage capacitors approach was 
used in this work to achieve a high data-to-OLED-current ratio 
without increasing TFTs siz. The proposed pixel electrode circuit 
can also compensate for a-Si:H TFT threshold voltage variation so 
that uniform display luminance can be expected 
 
II. Proposed pixel electrode circuit 
 The proposed current driven pixel electrode circuit consists 
of three switching TFTs (T1, T2, T4), one driving TFT (T3) and 
two storage capacitors (CST1, CST2) connected between a scan line 
and ground with a cascade structure, as shown in Fig. 1. The 
operation of the circuit is controlled by four external terminals: 
VSCAN, VCTRL, IDATA and ground. The signals of VSCAN, VCTRL, and 
IDATA are supplied by external drivers while the cathode of OLED 
is grounded. The operation of this pixel electrode circuit can be 
described as follow.  
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Fig. 1. Schematic diagram of current driven pixel circuit with 
cascade structure of storage capacitors. 
During the ON-state, the scan line signal VSCAN turns on the 
switching transistors T1 and T2. During this time, a data current 
signal IDATA passes through T1 and T3 to OLED, shown as the 
solid line in Fig. 1, and sets the voltage at the T3 drain electrode 
(nodes A). At the same time the voltage at the T3 gate electrode 
(node B) is set by IDATA passing through T2 (dash line). The 
control signal VCTRL turns T4 off to ensure that no current flows 
through T4. Consequently, in ideal case the OLED current in 
ON-state, IOLED-ON, should be equivalent to IDATA. Since the T3 
drain and gate electrodes are at the same potential, T3 will operate 
in the deep saturation region, e.g., VDS > VGS-VTH (threshold 
voltage) and the VA and VB voltages at both nodes are determined 
automatically. If T3 threshold voltage changes and if this change is 
not higher than VSCAN amplitude, the T3 gate voltage, VB-ON, will 
be adjusted accordingly to ensure the identical IDATA in ON-state. 
Therefore, VB-ON is always adjusted to keep IDATA at about the 
same value regardless of a-Si:H  TFT threshold voltage. The 
VB-ON will also be stored in both CST1 and CST2 and the voltage 
across CST2 is VSCAN-VB-ON. 
When the pixel changes from ON- to OFF-state, VSCAN 
turns off T1 and T2 and VCTRL simultaneously turns on T4. 
Because CST2 is connected between the scan line and the node B to 
form a cascade structure with CST1, VSCAN change from high to 
ground state will reduce VB-ON to VB-OFF due to the feed-through 
effect of the capacitors. VB-OFF can be derived from the charge 
conversation theory, and is given by Eq. (1), in which ∆VSCAN is 
an amplitude of VSCAN (=VSCAN-ON – VSCAN-OFF). 
21
2
STST
ST
SCANONBOFFB CC
CVVV
+
⋅∆−=
−−
  Eq. (1) 
 
 
 
 
 
 
 
 
ISSN/0005-0966X/05/3601-0006-$1.00+.00 © 2005 SID 846  •  SID 05 DIGEST 84
P-143 / Y.-C. Lin 
  
A reduced T3 gate voltage, VB-OFF, will be hold in CST1 and CST2 
and it continuously will turn on T3 during this time period. Since 
T4 works as a switch so that the T4 turn-on resistance is 
insensitive to TFT threshold voltage shift. The T3 drain is 
connected to Vdd to ensure that T3 is operating in the deep 
saturation region. A current smaller than IDATA , shown as the dash 
line in Fig. 1, will be generated by VB-OFF and will pass through T4 
and T3 to OLED. Consequently, the OLED current in OFF-state, 
IOLED-OFF, will be smaller than IDATA. 
Since the T3 gate voltage decreases from VB-ON to VB-OFF, 
the OLED driving current is scale-down from ON- to OFF-state 
by the storage capacitor cascade structure. The quantity of voltage 
drop, shown as ∆VSCAN·CST2/(CST1+CST2) in Eq. (1), will increase 
with increasing ∆VSCAN and CST2 value and will lead to a smaller 
IOLED-OFF. In other words, the scale-down ratio, 
RSCALE=IOLED-ON/IOLED-OFF, is related to both the size of CST2 and to 
∆VSCAN. Therefore it is expected that a larger CST2 will result in 
larger RSCALE. Consequently, when a very large data current IDATA 
is used to charge the pixel electrode and to shorten the pixel 
programming time, at the same time a smaller driving current 
IOLED-OFF can be achieved for lower gray scales. 
III. Parameter extraction and pixel electrode 
circuit design 
Synopsis H-SPICE simulation tool with the Rensselaer 
Polytechnic Institute (RPI) Troy, NY, a-Si:H TFT model [13][14] 
was used to evaluate the proposed pixel electrode circuit. The 
a-Si:H TFT parameters developed within our group were used in 
this simulation [15]. To simulate the behavior of OLED the 
conventional semiconductor diode model, with the parameters 
extracted for organic polymer light-emitting device (PLED) 
fabricated in our laboratory, was used. In the pixel design, a CST1 
with the fixed size of 2.5 pF was used and CST2 size was varied 
from 210 to 625 fF to achieve different CST2/CST1 ratios. Since T2 
works as a switch in this circuit, its size can be smaller in 
comparison with other TFTs. The a-Si:H TFT parameters used for 
this pixel electrode circuit simulation are given in Table 1. 
 
Table 1. The parameters used in pixel circuit simulation. 
Device parameters for TFT 
W/L (T1, T3, T4) (µm) 150/6 
W/L (T2) (µm) 50/6 
VTH (V) 2 
µFE (cm2/V-sec) 1.9 
IOFF (pA) 0.1 
CST1 (pF) 2.5 
CST2 (fF) 210~625 
Device parameters for OLED 
n 31 
RS (Ω) 20 
IS (A) 8 x 10-5 
COLED (pF) 3 
Supplied signals 
VSCAN (V) 0~35 
VCTRL (V) 0~35 
Vdd (V) 35 
IDATA (µA) 0~5 
Times (mSec) 
tON 0.33 
tOFF 33 
 
IV. Simulation results and discussion 
 The proposed current-scaling pixel electrode circuit was 
evaluated using H-SPICE and an example of the waveforms is 
shown in Fig. 2. In this specific case, in ON-state, the voltages at 
node A and B are set to appropriate levels to allow IDATA of 4 µA to 
pass through T3. It should be noticed that in ideal case the 
voltages at A and B nodes are identical. However, in practice, 
there will be a difference between A and B voltages because IDATA 
passing through T1 causes a voltage drop between drain and 
source electrodes of T1. In OFF-state, the T3 gate voltage 
decreases from 13.3 (VB-ON) to 9.2 V (VB-OFF) and VA changes 
from 12.3 to 28.1 V. VA higher than VB keeps T3 operating in deep 
saturation region and the drop of VB results in the decrease of 
IOLED from 4 (= IOLED-ON) to 1.4 µA (= IONED-OFF). From this figure 
it is clear that IOLED-ON is different from IOLED-OFF. The 
IOLED-ON/IOLED-OFF=RSCALE (4/1.4=2.86) is obtained in the proposed 
circuit. 
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Fig. 2. An example of pixel operation waveforms simulated by 
H-SPICE for Vdd=35 V. 
Since IOLED-ON (=IDATA) is larger than IOLED-OFF by a factor 
of RSCALE, the average OLED current (IAVG) for the pixel electrode 
circuit should be properly defined: 
OFFON
OFFOFFOLEDONONOLED
AVG tt
tItII
+
⋅+⋅
=
−−   Eq. (2) 
Where tON and tOFF denote the select and deselect periods during 
the frame time, respectively. Since the IOLED-ON = IOLED-OFF·RSCALE, 
Eq. (2) can be written as: 
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From this equation an accurate IAVG can be calculated for various 
combinations of IOLED-OFF and RSCALE to satisfy the display 
requirements for different gray scales. As it will be shown below 
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to display low gray scales, not only a low IOLED-OFF but also a high 
IOLED-ON are needed at the same time to control both a low display 
luminance and a fast programming time. Combination of a low 
IOLED-OFF and a large RSCALE can be used to satisfy this display 
requirement. For higher gray scales, a high IOLED-ON is not needed 
since a high IOLED-OFF can be achieved. Therefore, a combination 
of a large IOLED-OFF and a low RSCALE is appropriate to display high 
gray scales. 
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Fig. 3. Variation of the current scaling ratio versus (a) data 
current and (b) ratio of storage capacitances. 
 
 Since the scale-down ratio (RSCALE=IOLED-ON/IOLED-OFF), will 
affect the capability of the proposed pixel electrode circuit, it is 
important to evaluate its evolution with the IDATA (=IOLED-ON) and 
CST2/CST1. The variation of RSCALE as a function of IDATA is shown 
in Fig. 3(a). From this figure we can see that when CST2/CST1=1/12, 
RSCALE decreases from 210 to 1.5 as IDATA increases from 0.1 to 10 
µA. In this specific case since VB-ON at high gray scale is larger 
than that at low gray scale, it is expected that a large IDATA will 
pass through T3. And a fixed voltage drop induced by 
∆VSCAN·CST2/(CST1+CST2) is relatively small in comparison to 
VB-ON, hence data current drop is expected to be small. In the other 
words, a fixed voltage drop can dramatically affect VB-ON at low 
gray scales where VB-ON is small. Therefore, desirable a high 
RSCALE at low gray scales and a low RSCALE at high gray scales can 
be achieved by proposed pixel electrode circuit. The variation of 
RSCALE with the CST2/CST1 is as shown in Fig. 3(b); this figure was 
calculated from Fig. 3(a). It should be mentioned that, Eq. (1), a 
large CST2/CST1 ratio can induce a large VB offset between pixel 
ON- and OFF-state. Consequently, VB decrease will result in the 
scale-down of the data current and in a high RSCALE. The 
simulation results showed that when IDATA is fixed, RSCALE 
increases when CST2 increases from 210 to 625 fF, corresponding 
to an increase of CST2/CST1 from 1/12 to 1/4. Fig. 3(b) also 
demonstrates that when a smaller IDATA is used, a higher RSCALE 
can be achieved with the constant CST2/CST1. 
The current-scaling function is performed so that the large 
programming current can be reduced to an appropriate value when 
the pixel operates from the ON- to the OFF-state. In ON-state, the 
IOLED-ON (=IDATA) are identical in not only the conventional but 
also the proposed pixel electrode circuits because the external 
driver directly controls the current, Fig. 4(a). When pixels work in 
OFF-state, the proposed pixel circuit reveals an advantageous 
current-scaling ability in comparison with the conventional 
current-driven pixel electrode circuit which just ideally keeps the 
IOLED-OFF equivalent to IOLED-ON, Fig. 4(b). 
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Fig. 4. Variation of the IOLED-ON, IOLED-OFF and IAVG during one 
frame period versus IDATA (=IOLED-ON) at various CST2/CST1 
ratio. 
 
 From Fig. 4(b), it is obvious that the large CST2/CST1 results 
in the significant decrease of IOLED-OFF. Moreover, since the 
OFF-state period is much longer than ON-state, the small IOLED-OFF 
in OFF-state can further reduce the IAVG even if the IOLED-ON is 
large. According to Eq. (3), the plots of IAVG versus IDATA 
(=IOLED-ON) in one frame period (tON + tOFF) with CST2/CST1 ratios 
as a parameter are shown in Fig. 4(c). From these figures, it is 
evident that IDATA larger than IAVG can be used to program the 
proposed pixel in ON-state without increasing the a-Si:H TFTs 
geometric size. Hence using an additional CST2 to form a cascade 
capacitors structure, a large RSCALE can be achieved and a high 
IDATA can accelerate the pixel programming in ON-state. 
To demonstrate the proposed pixel electrode circuit 
outstanding current scaling function in comparison with both the 
conventional current-driven and current-mirror pixels, one 
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simulated IAVG as a function of IDATA for each pixel electrode 
circuit was shown in Fig. 5. Although the current–mirror pixel is 
able to scale down IDATA, the scale-down ratio RSCALE is constant 
in the whole range of IDATA. In current-mirror pixel, a large IDATA 
for high gray scales will result in a high power consumption due to 
the fixed scale-down ratio. In addition, to achieve the current 
scaling function, a larger driving TFT T4 needed in current-mirror 
pixel will substantially reduce the pixel electrode aperture ratio. 
From Fig. 5, we can conclude that with the IDATA ranging from 0.1 
to 10 µA, our proposed pixel circuit can achieve IAVG ranging from 
1 nA to 5 µA, which represents much wide range in comparison 
with the conventional current-driven pixel (0.05 to 10 µA) and the 
current-mirror pixel (0.01 to 2.5 µA). Therefore, the proposed 
pixel circuit can yield not only a high IDATA and a high RSCALE for 
the low gray scales, but also reasonable IDATA for a high gray scale 
to avoid large display power consumption. 
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Fig. 5. Comparison of IAVG as a function of IDATA among 
conventional current-driven, current-mirror, and proposed 
pixels. 
To investigate the influence of T3 VTH variation on pixel 
circuit performance, various threshold voltage deviations 
(∆VTH=VTH(after stress)-VTH(initial)), based on the experimental 
results, have been used in circuit simulation. The variation of 
∆IOLED-OFF as a function of ∆VTH is shown in Fig. 6(a). From this 
figure we can conclude that ∆IOLED-OFF is lower than 3 % when 
IOLED-OFF is higher than 1.0 µA even if ∆VTH=4 V. However, 
∆IOLED-OFF substantially increases when IOLED-OFF is lower than 100 
nA. This is due to the influence of charge injection of switching 
T2 on VB-ON. Since a small VB-ON will result from a low driving 
current IOLED-ON at low gray scales, the charge carrier released 
from T2, when T2 is turn-off, can reduce the VB-ON. Therefore, 
VB-ON can be modified by not only a voltage drop induced by 
cascade structure of CST1 and CST2 but also by a charge injection 
from T2. In addition, the VTH shift of all TFTs can lead to a higher 
sensitivity of VB-ON to the charge injection from T2. Therefore, 
large storage capacitor is needed to eliminate the effect of T2 
charge injection. As shown in Fig. 6(b), when large CST2/CST1 is 
used, a significant reduction of ∆IOLED-OFF at low gray scales is 
observed in comparison to CST2/CST1=0. From our data shown in 
Figs. 3(b) and 6(b), we can conclude that a large CST2/CST1 can 
achieve a high RSCALE as well as a small ∆IOLED-OFF. 
V. Conclusion 
 In conclusion, we proposed a pixel electrode circuit based 
on a-Si:H TFT technology and current driving scheme. We have 
shown that this circuit can achieve a high current scale-down ratio 
by a cascade structure of storage capacitors instead of increasing 
TFT size. In the proposed circuit, the ON-state data current 10 
times larger than OLED current in OFF-state can be achieved to 
accelerate the pixel programming time. Furthermore, the threshold 
voltage variation of all TFT can also be compensated by proposed 
circuit. Consequently, this new pixel electrode circuit has great 
potential for large size, high-resolution a-Si:H TFT AM-OLEDs. 
 
0 1 2 3 4
0.1
1
10
0.1
4.0
1.0∆I
O
LE
D
-O
FF
 (%
)
∆VTH (V)
CST2/CST1=1/8I
OLED-OFF
 (µA)=0.05
(a)
 
0.1 1
0
10
20
30
40
50
0.1 1
0
10
20
30
40
1/12
∆V
TH
=1VCST2/CST1=0
1/8
∆I
O
LE
D
-O
F
F (
%
)
IOLED-OFF (µA)
1/4
1/12
1/4
1/8
CST2/CST1 = 0 ∆VTH = 4V
∆I
O
LE
D
-O
FF
 (%
)
IOLED-OFF (µΑ)
(b)
 
Fig. 6. (a)Variation of ∆IOLED-OFF as function of TFT threshold 
voltage shift. (b) ∆IOLED-OFF versus OLED current during 
display operation OFF-state for different CST2/CST1 and 
∆VTH=4V. The data for ∆VTH=1V is shown in insert. 
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